



THE FUTURE OF CHIP-TO-WAFER STACKING TECHNOLOGIES



Séverine Cheramy Leti, 3D Business Developer

Leti Workshop @ Semicon West | July 10, 2018 | 1





THE FUTURE OF CHIP-TO-WAFER STACKING TECHNOLOGIES

Séverine CHERAMY _ Leti Workshop @ Semicon West | July 10, 2018







FROM WAFER-TO-WAFER DIRECT HYBRID BONDING FLOW ...



leti

Ceatech

Leti Workshop @ Semicon West | July 10, 2018 | 5

I INE 1

1µm ptch

TITT

EVG

THE

RELEVANCE OF WAFER-TO-WAFER VS DIE-TO-WAFER COST POINT OF VIEW





Key message Except for small dies, **DtW is more cost effective than W2W** approach from an architecture point of view...Performances are more or less similar (pitch, RLC, delay...)Processes maturity is similar



....TO DIE-TO-WAFER HYBRID BONDING FLOW





....TO DIE-TO-WAFER HYBRID BONDING FLOW



leti

3D 300 * @ LETI = A SINGLE SITE FOR THE FULL 3D INTEGRATION



- Design rules provided to the designers by Leti
- Specification of planarization / roughness... for sublevels (and bonding layers) given by Leti
- ➢ Bonding layer managed at Leti
- > CMP, bonding (WtW, DtW) done at Leti
- Post bonding management: thinning, interdie-filling,TSVs ... done at Leti

* Also available in 200mm wafers

letiFROM TECHNOLOGY TO TEST CASE (1/2)SOC DEMONSTRATION: INTACT, ACTIVE INTERPOSER

➡ INTACT: Active interposer for many-cores: 96 cores compute fabric



Heterogeneous 3D partitioning for high energy efficiency and reduced cost

28nm FDSOI Chiplets (x6)

- Low-power compute fabric
- Wide voltage range (0.6V 1.2V)
- Body biasing for logic boost & leakage ctrl

65nm Active Interposer

TSV

Ø 10µm

Height 100µm

- Power unit (switched cap DC-DC conv.)
- Interconnect (network-on-chip)
- Test, clocking, thermal sensors, etc.



ELEC.

Performance Targets

- 100 GOPS
- 10 GOPS/Watt
- 25 Watts total

Cache Coherent Compute Fabric

- 96 cores (MIPS-32bit)
- L1/L2/L3 coherent caches
- Implemented with 3D-plugs
- Full support of Linux OS

μ-bumps or Direct Hybrid Bonding Ø 10 μm Pitch 20 μm

Leti Workshop @ Semicon West | July 10, 2018 | 10

Leti SENSOR/LOGIC STACK: RETINE, SMART IMAGER

RETINE: a 3D stacked in-focal-plane vision chip

Our cluster (macro-pixel) approach: High-interconnection density





TO CONCLUDE...

3D packaging technologies are key for next CMOS image sensors ... Many other applications will benefit from smartphone early dev

3DVLSI Leti offer: a complete range of technologies including design & simulation



- Demonstration of test vehicles on various CMOS nodes.
- Exploration of process integration routes on advanced technology nodes

WAFER TO WAFER



• Demonstration of fine pitch (< 1 μ m) hybrid bonding Exploration of ultrafine pitch (<500 nm) hybrid bonding





 Exploration & demonstration of 3-level-wafer stacking of heterogeneous chips

DIE TO WAFER

NANDELEC.

- Architecture partitionning of complex computing chips
- Early optimization studies of process flow, test, dicing before bonding....)
- Early stage prototypes and demonstrators
- Option for high-throughput process route using self-assembly















Lighting



Display





Imagers Leti Workshop @ Semicon West | July 10, 2018 | 12

Part of this work was funded thanks to the French national program "Programme d'Investissements d'Avenir, IRT Nanoelec" ANR-10-AIRT-05.





Leti, technology research institute Commissariat à l'énergie atomique et aux énergies alternatives Minatec Campus | 17 rue des Martyrs | 38054 Grenoble Cedex | France www.leti-cea.com

-

